Washington (WA)'s Hardware Sensing Δ 23th of May 2014 Ω 7:50 AM

ΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞ
~ Ballard Technology ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ
~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ
~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ
~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	~ sense for Ξ ~ sense for Ξ ~ sense for Ξ	ξ ξ ξ
«U.S. Hardware Sensing	Θ	Θ
ΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞΞ

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

~ Ballard Technology

»Ballard Technology
»PCI, cPCI, and PMC Interfaces for ARINC 664 / AFDX
ξ ξ enable computers with PCI, cPCI, or PMC expansion slots to receive and transmit data over an Avionics Full Duplex Switched Ethernet (AFDX) network
»Lx1553-5
ξ LP1553-5 (PCI) and LE1553-5 (PCIe) are personal computer expansion cards for communicating with MIL-STD-1553 systems
ξ provide programmable data buffers and deep built-in memory
ξ 1 to 4 dual redundant MIL-STD-1553 channels
ξ 16 input/output avionics level discretes
ξ IRIG time synchronization/generation
ξ MIL-STD-1553 capability includes BC, RT, and/or Monitor.
ξ Avionics discretes can be used as general purpose I/O or linked in hardware to 1553 databus activity as triggers or syncs.
ξ The Lx1553-5 model line supports maximum data throughput on all 1553 interfaces.
ξ Each channel is independently configurable as Bus Controller, Remote Terminal(s), and/or Bus Monitor.
ξ Messages can be captured by a sequential monitor for all channels, or via RT map monitoring.
ξ Notification of databus activity is handled through the on-board Event Log,
ξ which can be processed by polling or via an interrupt.
ξ To dramatically reduce the host CPU processing,
ξ the sequential monitor has a DMA mode that automatically moves records to host memory through PCI/PCIe bus mastering.

select: ~[Σ] ~[Δ]!

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

~

select: ~[Σ] ~[Ω] ~[Δ]!

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~

~

select: ~[Σ] ~[Ω]!

~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Small & Smart Inc reserves rights to change this document without any notice
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~